To develop basic understanding of phase-locked loops with thorough knowledge of fundamental operation principles. Emphasis is on developing intuition behind designs, learning mathematical basis behind operation, and realizing PLLs at architecture and transistor level. Exposure to state-of-the-art frequency synthesis techniques for narrow/broadband communication.